112 lines
2.2 KiB
C
112 lines
2.2 KiB
C
|
/*++
|
|||
|
|
|
|||
|
|
|
|||
|
|
Copyright (c) 1993 Microsoft Corporationn, Digital Equipment Corporation
|
|||
|
|
|
|||
|
|
Module Name:
|
|||
|
|
|
|||
|
|
pcibus.c
|
|||
|
|
|
|||
|
|
Abstract:
|
|||
|
|
|
|||
|
|
Platform-specific PCI bus routines
|
|||
|
|
|
|||
|
|
Author:
|
|||
|
|
|
|||
|
|
Environment:
|
|||
|
|
|
|||
|
|
Kernel mode
|
|||
|
|
|
|||
|
|
Revision History:
|
|||
|
|
|
|||
|
|
Dick Bissen [DEC] 12-May-1994
|
|||
|
|
|
|||
|
|
Added code to support both passes of the EB64Plus modules.
|
|||
|
|
|
|||
|
|
--*/
|
|||
|
|
|
|||
|
|
#include "halp.h"
|
|||
|
|
#include "pci.h"
|
|||
|
|
#include "pcip.h"
|
|||
|
|
#include "machdep.h"
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// This identifies the APECS revision.
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
extern ULONG PCIMaxBus;
|
|||
|
|
|
|||
|
|
|
|||
|
|
PCI_CONFIGURATION_TYPES
|
|||
|
|
HalpPCIConfigCycleType(
|
|||
|
|
IN PBUS_HANDLER BusHandler
|
|||
|
|
)
|
|||
|
|
{
|
|||
|
|
if (BusHandler->BusNumber == 0) {
|
|||
|
|
return PciConfigType0;
|
|||
|
|
} else {
|
|||
|
|
return PciConfigType1;
|
|||
|
|
}
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
VOID
|
|||
|
|
HalpPCIConfigAddr (
|
|||
|
|
IN PBUS_HANDLER BusHandler,
|
|||
|
|
IN PCI_SLOT_NUMBER Slot,
|
|||
|
|
PPCI_CFG_CYCLE_BITS pPciAddr
|
|||
|
|
)
|
|||
|
|
{
|
|||
|
|
|
|||
|
|
PCI_CONFIGURATION_TYPES ConfigType;
|
|||
|
|
|
|||
|
|
ConfigType = HalpPCIConfigCycleType(BusHandler);
|
|||
|
|
|
|||
|
|
if (ConfigType == PciConfigType0) {
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Initialize PciAddr for a type 0 configuration cycle
|
|||
|
|
//
|
|||
|
|
// Device number is mapped to address bits 11:24, which, in APECS
|
|||
|
|
// pass 1, are wired to IDSEL pins. In pass 2, the format of a type
|
|||
|
|
// 0 cycle is the same as the format of a type 1. Note that
|
|||
|
|
// HalpValidPCISlot has already done bounds checking on DeviceNumber.
|
|||
|
|
//
|
|||
|
|
// PciAddr can be intialized for different bus numbers
|
|||
|
|
// with distinct configuration spaces here.
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
pPciAddr->u.AsULONG = (ULONG) APECS_PCI_CONFIG_BASE_QVA;
|
|||
|
|
|
|||
|
|
pPciAddr->u.AsULONG += ( (Slot.u.bits.DeviceNumber) << 11 );
|
|||
|
|
|
|||
|
|
pPciAddr->u.bits0.FunctionNumber = Slot.u.bits.FunctionNumber;
|
|||
|
|
pPciAddr->u.bits0.Reserved1 = PciConfigType0;
|
|||
|
|
|
|||
|
|
#if DBG
|
|||
|
|
DbgPrint("HalpPCIConfigAddr: Type 0 PCI Config Access @ %x\n", pPciAddr->u.AsULONG);
|
|||
|
|
#endif // DBG
|
|||
|
|
|
|||
|
|
} else {
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Initialize PciAddr for a type 1 configuration cycle
|
|||
|
|
//
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
pPciAddr->u.AsULONG = (ULONG) APECS_PCI_CONFIG_BASE_QVA;
|
|||
|
|
pPciAddr->u.bits1.BusNumber = BusHandler->BusNumber;
|
|||
|
|
pPciAddr->u.bits1.FunctionNumber = Slot.u.bits.FunctionNumber;
|
|||
|
|
pPciAddr->u.bits1.DeviceNumber = Slot.u.bits.DeviceNumber;
|
|||
|
|
pPciAddr->u.bits1.Reserved1 = PciConfigType1;
|
|||
|
|
|
|||
|
|
#if DBG
|
|||
|
|
DbgPrint("Type 1 PCI Config Access @ %x\n", pPciAddr->u.AsULONG);
|
|||
|
|
#endif // DBG
|
|||
|
|
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
return;
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
|