161 lines
2.7 KiB
C
161 lines
2.7 KiB
C
|
/*++
|
|||
|
|
|
|||
|
|
Copyright (c) 1993 Digital Equipment Corporation
|
|||
|
|
|
|||
|
|
Module Name:
|
|||
|
|
|
|||
|
|
lxmapio.c
|
|||
|
|
|
|||
|
|
Abstract:
|
|||
|
|
|
|||
|
|
This module contains the functions to map HAL-accessed I/O addresses
|
|||
|
|
on the Avanti system.
|
|||
|
|
|
|||
|
|
Author:
|
|||
|
|
|
|||
|
|
Joe Notarangelo 25-Oct-1993
|
|||
|
|
|
|||
|
|
Environment:
|
|||
|
|
|
|||
|
|
Kernel mode
|
|||
|
|
|
|||
|
|
Revision History:
|
|||
|
|
|
|||
|
|
Wim Colgate 27-April-1995
|
|||
|
|
|
|||
|
|
Renamed for LX3.
|
|||
|
|
|
|||
|
|
|
|||
|
|
--*/
|
|||
|
|
|
|||
|
|
#include "halp.h"
|
|||
|
|
#include "lx3.h"
|
|||
|
|
#include "pflash.h"
|
|||
|
|
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Define global data used to locate the EISA control space.
|
|||
|
|
//
|
|||
|
|
// The reason these names seem strange, is because they are legacy names.
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
PVOID HalpEisaControlBase;
|
|||
|
|
PVOID HalpEisaIntAckBase;
|
|||
|
|
PVOID HalpCMOSRamBase;
|
|||
|
|
|
|||
|
|
|
|||
|
|
BOOLEAN
|
|||
|
|
HalpMapIoSpace (
|
|||
|
|
VOID
|
|||
|
|
)
|
|||
|
|
|
|||
|
|
/*++
|
|||
|
|
|
|||
|
|
Routine Description:
|
|||
|
|
|
|||
|
|
This routine maps the HAL I/O space for an Avanti
|
|||
|
|
system using the Quasi VA.
|
|||
|
|
|
|||
|
|
Arguments:
|
|||
|
|
|
|||
|
|
None.
|
|||
|
|
|
|||
|
|
Return Value:
|
|||
|
|
|
|||
|
|
If the initialization is successfully completed, than a value of TRUE
|
|||
|
|
is returned. Otherwise, a value of FALSE is returned.
|
|||
|
|
|
|||
|
|
--*/
|
|||
|
|
|
|||
|
|
{
|
|||
|
|
PVOID PciIoSpaceBase;
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Map base addresses in QVA space.
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
PciIoSpaceBase = HAL_MAKE_QVA( APECS_PCI_IO_BASE_PHYSICAL );
|
|||
|
|
|
|||
|
|
HalpEisaControlBase = PciIoSpaceBase;
|
|||
|
|
HalpEisaIntAckBase = HAL_MAKE_QVA( APECS_PCI_INTACK_BASE_PHYSICAL );
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Map the real-time clock registers.
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
HalpRtcAddressPort = (PVOID)((ULONG)PciIoSpaceBase + RTC_ISA_ADDRESS_PORT);
|
|||
|
|
HalpRtcDataPort = (PVOID)((ULONG)PciIoSpaceBase + RTC_ISA_DATA_PORT);
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Set the base offset of the NVRAM location inside the FLASH ROM
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
HalpCMOSRamBase = (PVOID)NVRAM1_BASE;
|
|||
|
|
|
|||
|
|
return TRUE;
|
|||
|
|
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
ULONG
|
|||
|
|
HalpMapDebugPort(
|
|||
|
|
IN ULONG ComPort,
|
|||
|
|
OUT PULONG ReadQva,
|
|||
|
|
OUT PULONG WriteQva
|
|||
|
|
)
|
|||
|
|
/*++
|
|||
|
|
|
|||
|
|
Routine Description:
|
|||
|
|
|
|||
|
|
This routine maps the debug com port so that the kernel debugger
|
|||
|
|
may function - if called it is called very earlier in the boot sequence.
|
|||
|
|
|
|||
|
|
Arguments:
|
|||
|
|
|
|||
|
|
ComPort - Supplies the number of the com port to use as the debug port.
|
|||
|
|
|
|||
|
|
ReadQva - Receives the QVA used to access the read registers of the debug
|
|||
|
|
port.
|
|||
|
|
|
|||
|
|
WriteQva - Receives the QVA used to access the write registers of the
|
|||
|
|
debug port.
|
|||
|
|
|
|||
|
|
Return Value:
|
|||
|
|
|
|||
|
|
Returns the base bus address of the device used as the debug port.
|
|||
|
|
|
|||
|
|
--*/
|
|||
|
|
{
|
|||
|
|
ULONG ComPortAddress;
|
|||
|
|
ULONG PortQva;
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Compute the port address, based on the desired com port.
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
switch( ComPort ){
|
|||
|
|
|
|||
|
|
case 1:
|
|||
|
|
|
|||
|
|
ComPortAddress = COM1_ISA_PORT_ADDRESS;
|
|||
|
|
break;
|
|||
|
|
|
|||
|
|
case 2:
|
|||
|
|
default:
|
|||
|
|
|
|||
|
|
ComPortAddress = COM2_ISA_PORT_ADDRESS;
|
|||
|
|
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
//
|
|||
|
|
// Return the QVAs for read and write access.
|
|||
|
|
//
|
|||
|
|
|
|||
|
|
PortQva = (ULONG)HAL_MAKE_QVA(APECS_PCI_IO_BASE_PHYSICAL) + ComPortAddress;
|
|||
|
|
|
|||
|
|
*ReadQva = PortQva;
|
|||
|
|
*WriteQva = PortQva;
|
|||
|
|
|
|||
|
|
return ComPortAddress;
|
|||
|
|
|
|||
|
|
}
|