Microsoft/NT4
Microsoft/NT4
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
ce47f986d8
NT4/private/ntos/video/wd90c24a/wddata.c

3831 lines
134 KiB
C
Raw Normal View History

First commit
2001-01-01 00:00:00 +01:00
/*++
Copyright (c) 1992 Microsoft Corporation
Copyright (c) 1993 Western Digital Corporation
Copyright (c) 1994-1995 IBM Corporation
Module Name:
wddata.c
Abstract:
This module contains all the global data used by the WD90C24A/A2 miniport driver.
Environment:
Kernel mode
Revision History:
--*/
#include "dderror.h"
#include "devioctl.h"
#include "miniport.h"
#include "ntddvdeo.h"
#include "video.h"
#include "wd90c24a.h"
#include "pvgaequ.h"
#include "cmdcnst.h"
#if defined(ALLOC_PRAGMA)
#pragma data_seg("PAGE")
#endif
//
// This structure describes to which ports access is required.
//
VIDEO_ACCESS_RANGE VgaAccessRange[] = {
{
VGA_BASE_IO_PORT, 0x00000000, // 64-bit linear base address
// of range
VGA_START_BREAK_PORT - VGA_BASE_IO_PORT + 1, // # of ports
1, // range is in I/O space
1, // range should be visible
0 // range should be shareable
},
{
VGA_END_BREAK_PORT, 0x00000000,
VGA_MAX_IO_PORT - VGA_END_BREAK_PORT + 1,
1,
1,
0
},
{
0x000A0000, 0x00000000,
0x00020000,
0,
1,
0
},
//
// These are extended registers found only on SOME advanced WD cards.
// so try to map them in if possible
//
{
WD_EXT_PORT_START, 0x00000000,
WD_EXT_PORT_END - WD_EXT_PORT_START + 1,
1,
1,
0
},
#ifdef ENABLE_LINEAR_FRAME_BUFFER
{
MEM_FRAME, 0x00000000,
MEM_FRAME_SIZE,
0,
1,
0
},
#endif
};
#ifdef i386
//
// Validator Port list.
// This structure describes all the ports that must be hooked out of the V86
// emulator when a DOS app goes to full-screen mode.
// The structure determines to which routine the data read or written to a
// specific port should be sent.
//
EMULATOR_ACCESS_ENTRY VgaEmulatorAccessEntries[] = {
//
// Traps for byte OUTs.
//
{
0x000003b0, // range start I/O address
0xC, // range length
Uchar, // access size to trap
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS, // types of access to trap
FALSE, // does not support string accesses
(PVOID)VgaValidatorUcharEntry // routine to which to trap
},
{
0x000003c0, // range start I/O address
0x20, // range length
Uchar, // access size to trap
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS, // types of access to trap
FALSE, // does not support string accesses
(PVOID)VgaValidatorUcharEntry // routine to which to trap
},
//
// Let the BIOS read the extended registers when it's running a DOS
// app from fullscreen
//
{
WD_EXT_PORT_START, // range start I/O address
WD_EXT_PORT_END - WD_EXT_PORT_START + 1, // length
Uchar, // access size to trap
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS, // types of access to trap
FALSE, // does not support string accesses
(PVOID)VgaValidatorUcharEntry // routine to which to trap
},
//
// Traps for word OUTs.
//
{
0x000003b0,
0x06,
Ushort,
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS,
FALSE,
(PVOID)VgaValidatorUshortEntry
},
{
0x000003c0,
0x10,
Ushort,
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS,
FALSE,
(PVOID)VgaValidatorUshortEntry
},
//
// Let the BIOS read the extended registers when it's running a DOS
// app from fullscreen
//
{
WD_EXT_PORT_START,
(WD_EXT_PORT_END - WD_EXT_PORT_START + 1)/2,
Ushort,
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS,
FALSE,
(PVOID)VgaValidatorUshortEntry
},
//
// Traps for dword OUTs.
//
{
0x000003b0,
0x03,
Ulong,
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS,
FALSE,
(PVOID)VgaValidatorUlongEntry
},
{
0x000003c0,
0x08,
Ulong,
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS,
FALSE,
(PVOID)VgaValidatorUlongEntry
},
//
// Let the BIOS read the extended registers when it's running a DOS
// app from fullscreen
//
{
WD_EXT_PORT_START,
(WD_EXT_PORT_END - WD_EXT_PORT_START + 1)/4,
Ulong,
EMULATOR_READ_ACCESS | EMULATOR_WRITE_ACCESS,
FALSE,
(PVOID)VgaValidatorUlongEntry
}
};
//
// Used to trap only the sequencer and the misc output registers
//
VIDEO_ACCESS_RANGE MinimalVgaValidatorAccessRange[] = {
{
VGA_BASE_IO_PORT, 0x00000000,
VGA_START_BREAK_PORT - VGA_BASE_IO_PORT + 1,
1,
1, // <- enable range IOPM so that it is not trapped.
0
},
{
VGA_END_BREAK_PORT, 0x00000000,
VGA_MAX_IO_PORT - VGA_END_BREAK_PORT + 1,
1,
1,
0
},
{
VGA_BASE_IO_PORT + MISC_OUTPUT_REG_WRITE_PORT, 0x00000000,
0x00000001,
1,
0,
0
},
{
VGA_BASE_IO_PORT + SEQ_ADDRESS_PORT, 0x00000000,
0x00000002,
1,
0,
0
}
};
//
// Used to trap all registers
//
VIDEO_ACCESS_RANGE FullVgaValidatorAccessRange[] = {
{
VGA_BASE_IO_PORT, 0x00000000,
VGA_START_BREAK_PORT - VGA_BASE_IO_PORT + 1,
1,
0, // <- disable range in the IOPM so that it is trapped.
0
},
{
VGA_END_BREAK_PORT, 0x00000000,
VGA_MAX_IO_PORT - VGA_END_BREAK_PORT + 1,
1,
0,
0
}
};
#endif
#ifdef PPC
/**************************************************************************
* *
* Western Digital Color graphics mode (frame buffer - linear address) *
* *
**************************************************************************/
//
// Video Mode: 640x480x8bpp @ 60Hz
// Displays: 640x480 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480x256_60hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_s32 ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_s32 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x0d ,
// Dot Clock = 25.175MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2c11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4F,0x50,0x82,0x53,0x9f,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEA,0x2C,0xDF,0x50,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x8bpp @ 72Hz
// Displays: 640x480 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480x256_72hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_s32 ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_s32 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * 0x63 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * 0x86 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * 0x54 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * 0x99 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x1d ,
// Dot Clock = 31.500MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2F11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x63,0x4F,0x50,0x86,0x54,0x99,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEC,0x2F,0xDF,0x50,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x8bpp @ 75Hz
// Displays: 640x480 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480x256_75hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_s32 ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_s32 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x1d ,
// Dot Clock = 31.500MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2C11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4F,0x50,0x82,0x53,0x9f,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEA,0x2C,0xDF,0x50,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x16bpp @ 60Hz
// Displays: 640x480 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480x64k_60hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * ((pr30a_s32 & ~0xc0) | 0x40) ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * 0x14 ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * (pr17_all | 0x10) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_s32 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x0d ,
// Dot Clock = 25.175MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2C11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4F,0x50,0x82,0x53,0x9f,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEA,0x2C,0xDF,0xA0,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x16bpp @ 72Hz
// Displays: 640x480 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480x64k_72hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * ((pr30a_s32 & ~0xc0) | 0x40) ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * 0x14 ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * (pr17_all | 0x10) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_s32 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * 0x63 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * 0x86 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * 0x54 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * 0x99 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x1d ,
// Dot Clock = 31.500MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2F11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x63,0x4F,0x50,0x86,0x54,0x99,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEC,0x2F,0xDF,0xA0,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x16bpp @ 75Hz
// Displays: 640x480 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480x64k_75hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * ((pr30a_s32 & ~0xc0) | 0x40) ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * 0x14 ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * (pr17_all | 0x10) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_s32 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x1d ,
// Dot Clock = 31.500MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2C11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4F,0x50,0x82,0x53,0x9f,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEA,0x2C,0xDF,0xA0,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 800x600x8bpp @ 60Hz
// Displays: 800x600 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_800x600x256_SVGA[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_s32 ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_tft800 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_tft800 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_tft800 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x20 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0303,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0x00 | 0x00 ), // Sync Polarity (H,V)=(+,+)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x15 ,
// Dot Clock = 39.822MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2c11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7f,0x63,0x64,0x82,0x6b,0x1b,0x72,0xf0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x58,0x2c,0x57,0x64,0x40,0x58,0x71,0xe3,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 800x600x16bpp @ 56Hz
// Displays: 800x600 Color TFT LCD + External CRT simultaneous display mode
//
USHORT WDVGA_800x600x64K_SVGA[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_s32 ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * (pr31_all & ~0x04) ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * 0x14 ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_s32 ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_s32 ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_s32 ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * (pr15_all | 0x40) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * (pr17_all | 0x10) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_tft800 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_tft800 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_s32 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_tft800 & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * 0x7b ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * 0x9e ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * 0x69 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * 0x92 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * 0x6f ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x20 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * 0x2a ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_tft800,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * 0x6f ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0303,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0x00 | 0x0c ), // Sync Polarity (H,V)=(+,+)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x0d ,
// Dot Clock = 36.000MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2a11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7b,0x63,0x64,0x9e,0x69,0x92,0x6f,0xf0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x58,0x2a,0x57,0xc8,0x40,0x58,0x6f,0xe3,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 800x600x8bpp @ 60Hz
// Displays: External CRT only display mode
//
USHORT WDVGA_800x600x256_60hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_crt ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_crt ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_crt ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_crt ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_crt_tft ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0303,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0x00 | 0x00 ), // Sync Polarity (H,V)=(+,+)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x15 ,
// Dot Clock = 39.822MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2c11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7f,0x63,0x64,0x82,0x6b,0x1b,0x72,0xf0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x58,0x2c,0x57,0x64,0x40,0x58,0x71,0xe3,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 800x600x8bpp @ 72Hz
// Displays: External CRT only display mode
//
USHORT WDVGA_800x600x256_72hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_crt ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_crt ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_crt ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_crt ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_crt_tft ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0303,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0x00 | 0x04 ), // Sync Polarity (H,V)=(+,+)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x15 ,
// Dot Clock = 50.114MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x7311,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7E,0x63,0x64,0x81,0x6B,0x1A,0x96,0xF0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x6D,0x73,0x57,0x64,0x40,0x5A,0x94,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 800x600x16bpp @ 56Hz
// Displays: External CRT only display mode
//
USHORT WDVGA_800x600x64k_56hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_crt ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * (pr31_all & ~0x04) ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * 0x14 ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_crt ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_crt ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_crt ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * (pr15_all | 0x40) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * (pr17_all | 0x10) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_crt_tft ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0303,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0x00 | 0x0c ), // Sync Polarity (H,V)=(+,+)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x0d ,
// Dot Clock = 36.000MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2a11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7b,0x63,0x64,0x9e,0x69,0x92,0x6f,0xf0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x58,0x2a,0x57,0xc8,0x40,0x58,0x6f,0xe3,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 1024x768x8bpp @ 60Hz
// Displays: External CRT only display mode
//
USHORT WDVGA_1024x768x256_60hz[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_crt ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_crt ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_crt ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_crt ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * (pr15_all | 0x40) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_crt_tft ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0303,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x08 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x0d ,
// Dot Clock = 65.000MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2711,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0xa3,0x7f,0x80,0x06,0x84,0x95,0x24,0xfd,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x01,0x27,0xff,0x80,0x40,0x00,0x24,0xe3,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 1024x768x8bpp @ 43.5Hz (interlaced)
// Displays: External CRT only display mode
//
USHORT WDVGA_1024x768x256_int[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_crt ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_all ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_crt ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_crt ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xf0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_crt ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * 0x34 ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * 0x2a ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * 0x4b ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 0x00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_crt_tft ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_crt ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0303,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0x00 | 0x08 ), // Sync Polarity (H,V)=(+,+)
OW, SEQ_ADDRESS_PORT , pr69 + 0x100 * 0x64 ,
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x05 ,
// Dot Clock = 44.744MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2311,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x99,0x7F,0x7F,0x1C,0x82,0x19,0x97,0x1F,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0x7F,0x23,0x7F,0x80,0x40,0x7F,0x96,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x8bpp @ 60Hz
// Displays: 640x480 Color DSTN LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480_60STN[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_stnc ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_stnc ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_stnc ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_stnc ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xa0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_stnc ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_244LP ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_244LP ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_stnc & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x0d ,
// Dot Clock = 25.175MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2C11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4F,0x50,0x82,0x53,0x9f,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEA,0x2C,0xDF,0x50,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x8bpp @ 72Hz
// Displays: 640x480 Color DSTN LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480_72STN[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_stnc ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_stnc ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_stnc ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_stnc ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xa0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_stnc ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_244LP ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_244LP ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_stnc & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_stnc_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x1d ,
// Dot Clock = 31.500MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2F11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x63,0x4F,0x50,0x86,0x54,0x99,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEC,0x2F,0xDF,0x50,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
//
// Video Mode: 640x480x8bpp @ 75Hz
// Displays: 640x480 Color DSTN LCD + External CRT simultaneous display mode
//
USHORT WDVGA_640x480_75STN[] = {
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_disable ,
OW, SEQ_ADDRESS_PORT , pr30a+ 0x100 * pr30a_stnc ,
OW, SEQ_ADDRESS_PORT , pr31 + 0x100 * pr31_all ,
OW, SEQ_ADDRESS_PORT , pr32 + 0x100 * pr32_all ,
OW, SEQ_ADDRESS_PORT , pr33a+ 0x100 * pr33a_stnc ,
OW, SEQ_ADDRESS_PORT , pr34a+ 0x100 * ((pr34a_all & ~0x0f) | ((MEM_FRAME & 0x00F00000) >> 20)) ,
OW, SEQ_ADDRESS_PORT , pr35a+ 0x100 * pr35a_all ,
OW, SEQ_ADDRESS_PORT , pr57 + 0x100 * pr57_all ,
OW, SEQ_ADDRESS_PORT , pr58 + 0x100 * pr58_all ,
OW, SEQ_ADDRESS_PORT , pr58a+ 0x100 * pr58a_all ,
OW, SEQ_ADDRESS_PORT , pr59 + 0x100 * pr59_stnc ,
OW, SEQ_ADDRESS_PORT , pr62 + 0x100 * pr62_all ,
// OW, SEQ_ADDRESS_PORT , pr63 + 0x100 * pr63_all ,
OW, SEQ_ADDRESS_PORT , pr64 + 0x100 * pr64_all ,
OW, SEQ_ADDRESS_PORT , pr66 + 0x100 * pr66_stnc ,
OW, SEQ_ADDRESS_PORT , pr70 + 0x100 * pr70_all ,
OW, GRAPH_ADDRESS_PORT , pr0a + 0x100 * pr0a_all ,
// OW, GRAPH_ADDRESS_PORT , pr0b + 0x100 * pr0b_all ,
OW, GRAPH_ADDRESS_PORT , pr1 + 0x100 * ((pr1_all & ~0xf0) | 0xa0) ,
OW, GRAPH_ADDRESS_PORT , pr2 + 0x100 * pr2_stnc ,
OW, GRAPH_ADDRESS_PORT , pr3 + 0x100 * pr3_all ,
OW, GRAPH_ADDRESS_PORT , pr4 + 0x100 * pr4_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr12 + 0x100 * pr12_244LP ,
OW, CRTC_ADDRESS_PORT_COLOR, pr13 + 0x100 * pr13_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr14 + 0x100 * pr14_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr15 + 0x100 * pr15_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr16 + 0x100 * (pr16_all & 00) ,
OW, CRTC_ADDRESS_PORT_COLOR, pr17 + 0x100 * pr17_244LP ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18 + 0x100 * pr18_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr19 + 0x100 * pr19_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr39 + 0x100 * pr39_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1a + 0x100 * pr1a_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr36 + 0x100 * pr36_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr37 + 0x100 * pr37_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr18a+ 0x100 * pr18a_all ,
// OW, CRTC_ADDRESS_PORT_COLOR, pr41 + 0x100 * pr41_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr44 + 0x100 * pr44_all ,
OW, CRTC_ADDRESS_PORT_COLOR, pr35 + 0x100 * pr35_all ,
// CRTC shadows
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * (crtc11_stnc & ~0x80),
OW, CRTC_ADDRESS_PORT_COLOR, 0x00 + 0x100 * crtc00_stnc_iso_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x02 + 0x100 * crtc02_stnc_iso_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x03 + 0x100 * crtc03_stnc_iso_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x04 + 0x100 * crtc04_stnc_iso_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x05 + 0x100 * crtc05_stnc_iso_a2 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x06 + 0x100 * crtc06_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x07 + 0x100 * crtc07_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x09 + 0x100 * 0x00 ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x10 + 0x100 * crtc10_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x11 + 0x100 * crtc11_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x15 + 0x100 * crtc15_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, 0x16 + 0x100 * crtc16_stnc ,
OW, CRTC_ADDRESS_PORT_COLOR, pr1b + 0x100 * pr1b_unlock_pr ,
// SEQ index 1h-4h
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100, 0x0101,0x0f02,0x0003,0x0e04,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
( 0x23 | 0xc0 | 0x00 ), // Sync Polarity (H,V)=(-,-)
OW, SEQ_ADDRESS_PORT , pr68 + 0x100 * 0x1d ,
// Dot Clock = 31.500MHz
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x2C11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4F,0x50,0x82,0x53,0x9f,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEA,0x2C,0xDF,0x50,0x40,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x41,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x40,0x05,0x0f,0xff,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
OB, // feature control
FEAT_CTRL_WRITE_PORT_COLOR,
0x04,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
EOD
};
#else
/**************************************************************************
* *
* Western Digital Color text mode, 640x350, 8x14 char *
* *
**************************************************************************/
USHORT WDVGA_TEXT_1[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100,0x0101,0x0302,0x0003,0x0204, // program up sequencer
OB,
MISC_OUTPUT_REG_WRITE_PORT,
0xa3,
OW,
GRAPH_ADDRESS_PORT,
0x0e06,
// EndSyncResetCmd
OB,
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x05,0x00,0x00,0x00,0x42,0x00,
OW, //
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW,
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4f,0x50,0x82,0x55,0x81,0xbf,0x1f,0x00,0x4d,0xb,0xc,0x0,0x0,0x0,0x0,
0x83,0x85,0x5d,0x28,0x1f,0x63,0xba,0xa3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, //
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x14,0x7,0x38,0x39,0x3a,0x3b,0x3c,0x3d,0x3e,0x3f,
0x00,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x02,0x00,0x00,0x05,
METAOUT+INDXOUT, //
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x0,0x0,0x0,0x0,0x10,0x0e,0x0,0x0FF,
OB,
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
EOD
};
#ifndef INT10_MODE_SET
/**************************************************************************
* *
* Western Digital Color text mode, 720x400, 9x16 char *
* *
**************************************************************************/
USHORT WDVGA_TEXT_0[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM,
SEQ_ADDRESS_PORT,
5,
0x0100,0x0001,0x0302,0x0003,0x0204, // program up sequencer
OB,
MISC_OUTPUT_REG_WRITE_PORT,
0x67,
OW,
GRAPH_ADDRESS_PORT,
0x0e06,
// EndSyncResetCmd
OB,
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x05,0x00,0x00,0x00,0x42,0x00,
OW, //
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW,
CRTC_ADDRESS_PORT_COLOR,
0x0E11,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4f,0x50,0x82,0x55,0x81,0xbf,0x1f,0x00,0x4f,0xd,0xe,0x0,0x0,0x0,0x0,
0x9c,0x8e,0x8f,0x28,0x1f,0x96,0xb9,0xa3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, //
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x14,0x7,0x38,0x39,0x3a,0x3b,0x3c,0x3d,0x3e,0x3f,
0x04,0x0,0x0F,0x8,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x02,0x00,0x00,0x05,
METAOUT+INDXOUT, //
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x0,0x0,0x0,0x0,0x10,0x0e,0x0,0x0FF,
OB,
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
EOD
};
/**************************************************************************
* *
* Western Digital Color graphics mode 0x12, 640x480 16 colors *
* *
**************************************************************************/
USHORT WDVGA_640x480[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0100,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0xe3,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x05,0x00,0x00,0x00,0x42,0x00,
OW, //
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x5F,0x4F,0x50,0x82,0x54,0x80,0x0B,0x3E,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0xEA,0x8C,0xDF,0x28,0x0,0xE7,0x4,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x14,0x7,0x38,0x39,0x3A,0x3B,0x3C,0x3D,0x3E,0x3F,
0x01,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x02,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x0,0x0,0x0,0x0,0x0,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
EOD
};
/********************************************************************
* Western Digital 800x600 modes - vRefresh 60Hz. *
* *
*********************************************************************/
//
// Color graphics mode 0x58, 800x600 16 colors 60Hz.
//
USHORT WDVGA_800x600_60hz[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0300,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0x23,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x45,0x00,0x00,0x00,0x00,0x00,
OW, // CRTC index 3e
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7f,0x63,0x64,0x82,0x6b,0x1b,0x72,0xf0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x58,0x8c,0x57,0x32,0x0,0x58,0x71,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x14,0x7,0x38,0x39,0x3A,0x3B,0x3C,0x3D,0x3E,0x3F,
0x01,0x0,0x0F,0x0,0x0,
// GRAPH index 9-fh
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x00,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
EOD
};
/********************************************************************
* Western Digital 800x600 modes - vRefresh6 72Hz. *
* *
*********************************************************************/
//
// Color graphics mode 0x58, 800x600 16 colors 72Hz.
//
USHORT WDVGA_800x600_72hz[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0300,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0x27,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x85,0x00,0x00,0x00,0x00,0x00,
OW, // CRTC index 3e
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7e,0x63,0x64,0x81,0x6b,0x1a,0x96,0xf0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x6d,0xf3,0x57,0x32,0x0,0x5a,0x94,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x14,0x7,0x38,0x39,0x3A,0x3B,0x3C,0x3D,0x3E,0x3F,
0x01,0x0,0x0F,0x0,0x0,
// GRAPH index 9-fh
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x00,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
EOD
};
/********************************************************************
* Western Digital 800x600 modes - vRefresh 56Hz. *
* *
*********************************************************************/
//
// Color graphics mode 0x58, 800x600 16 colors 56Hz.
//
USHORT WDVGA_800x600_56hz[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0300,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0xef,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x05,0x00,0x00,0x00,0x00,0x00,
OW, // CRTC index 3e
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x7b,0x63,0x64,0x9e,0x69,0x92,0x6f,0xf0,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x58,0x8a,0x57,0x32,0x0,0x58,0x6f,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x14,0x7,0x38,0x39,0x3A,0x3B,0x3C,0x3D,0x3E,0x3F,
0x01,0x0,0x0F,0x0,0x0,
// GRAPH index 9-fh
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x02,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
EOD
};
/**************************************************************************
* Western Digital 1024x768 modes - vRefresh 60Hz. *
* *
**************************************************************************/
//
// Color graphics mode 0x5d, 1024x768 16 colors. 60Hz non-interlace
//
USHORT WDVGA_1024x768_60hz[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0300,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0xeb,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x95,0x00,0x00,0x01,0x00,0x00,
OW, //
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0xa3,0x7f,0x80,0x06,0x87,0x98,0x24,0xf1,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0xff,0x85,0xff,0x40,0x0,0xff,0x23,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x01,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x02,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
//start of enable 64k read/write bank mode.
OW, // enable 64k single read/write bank
SEQ_ADDRESS_PORT, // set 3c4.11 bit #7
0xe511,
OW, // enable PR0B register
GRAPH_ADDRESS_PORT, // set 3ce.0b bit #3
0xce0b,
//end of enable 64k read/write bank mode.
EOD
};
/**************************************************************************
* Western Digital 1024x768 modes - vRefresh 70Hz. *
* *
**************************************************************************/
//
// Color graphics mode 0x5d, 1024x768 16 colors. 70Hz non-interlace
//
USHORT WDVGA_1024x768_70hz[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0012,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0300,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0xeb,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0xa5,0x00,0x00,0x01,0x00,0x00,
OW, //
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0xa1,0x7f,0x80,0x04,0x86,0x97,0x24,0xf1,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0xff,0x85,0xff,0x40,0x0,0xff,0x23,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x01,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x02,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
//start of enable 64k read/write bank mode.
OW, // enable 64k single read/write bank
SEQ_ADDRESS_PORT, // set 3c4.11 bit #7
0xe511,
OW, // enable PR0B register
GRAPH_ADDRESS_PORT, // set 3ce.0b bit #3
0xce0b,
//end of enable 64k read/write bank mode.
EOD
};
/**************************************************************************
* Western Digital 1024x768 modes - vRefresh 72Hz. *
* *
**************************************************************************/
//
// Color graphics mode 0x5d, 1024x768 16 colors. 72Hz non-interlace
//
USHORT WDVGA_1024x768_72hz[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0012,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0300,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0xef,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0xb5,0x00,0x00,0x01,0x00,0x00,
OW, //
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0xa3,0x7f,0x80,0x06,0x81,0x92,0x37,0xfd,0x00,0x60,0x0,0x0,0x0,0x0,0x0,0x0,
0x01,0x87,0xff,0x40,0x0,0x00,0x37,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x01,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x00,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
//start of enable 64k read/write bank mode.
OW, // enable 64k single read/write bank
SEQ_ADDRESS_PORT, // set 3c4.11 bit #7
0xe511,
OW, // enable PR0B register
GRAPH_ADDRESS_PORT, // set 3ce.0b bit #3
0xce0b,
//end of enable 64k read/write bank mode.
EOD
};
/**************************************************************************
* Western Digital 1024x768 modes - vRefresh Interlace. *
* *
**************************************************************************/
//
// Color graphics mode 0x5d, 1024x768 16 colors. Default - Interlace
//
USHORT WDVGA_1024x768_int[] = {
// SEQ index 7h-9h, 10h-14h
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
8,
0xf807,0x0008,0x0009,0xc510,0x6511,0x0412,0x8013,0x1014,
OWM, // start sync reset program up sequencer
SEQ_ADDRESS_PORT,
5,
0x0300,0x0101,0x0f02,0x0003,0x0604,
OB,
MISC_OUTPUT_REG_WRITE_PORT, // Misc output register
0x2f,
OW, // Set chain mode in sync reset
GRAPH_ADDRESS_PORT,
0x0506,
OB, // EndSyncResetCmd
SEQ_ADDRESS_PORT,
IND_SYNC_RESET,
OB,
SEQ_DATA_PORT,
END_SYNC_RESET_VALUE,
// CRTC index 2ah-30h, 3eh
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
7, // count
0x2a, // start index
0xf0,0x05,0x34,0x2a,0x0b,0x00,0x00,
OW, //
CRTC_ADDRESS_PORT_COLOR,
0x003e,
OW, // Unlock CRTC registers 0-7
CRTC_ADDRESS_PORT_COLOR,
0x0511,
METAOUT+INDXOUT, // program crtc registers
CRTC_ADDRESS_PORT_COLOR,
VGA_NUM_CRTC_PORTS, // count
0, // start index
0x99,0x7f,0x7f,0x1c,0x83,0x19,0x97,0x1f,0x00,0x40,0x0,0x0,0x0,0x0,0x0,0x0,
0x7f,0x83,0x7F,0x40,0x0,0x7f,0x96,0xE3,0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
METAOUT+ATCOUT, // program attribute controller registers
ATT_ADDRESS_PORT, // port
VGA_NUM_ATTRIB_CONT_PORTS, // count
0, // start index
0x0,0x1,0x2,0x3,0x4,0x5,0x6,0x7,0x8,0x9,0xA,0xB,0xC,0xD,0xE,0xF,
0x01,0x0,0x0F,0x0,0x0,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
7, // count
9, // start index
0x00,0x00,0xc6,0x00,0x00,0x00,0x05,
METAOUT+INDXOUT, // program graphics controller registers
GRAPH_ADDRESS_PORT, // port
VGA_NUM_GRAPH_CONT_PORTS, // count
0, // start index
0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x0F,0x0FF,
OB, // DAC mask registers
DAC_PIXEL_MASK_PORT,
0xFF,
IB, // prepare atc for writing
INPUT_STATUS_1_COLOR,
OB, // turn video on.
ATT_ADDRESS_PORT,
VIDEO_ENABLE,
//start of enable 64k read/write bank mode.
OW, // enable 64k single read/write bank
SEQ_ADDRESS_PORT, // set 3c4.11 bit #7
0xe511,
OW, // enable PR0B register
GRAPH_ADDRESS_PORT, // set 3ce.0b bit #3
0xce0b,
//end of enable 64k read/write bank mode.
EOD
};
#else //!INT10_MODE_SET
USHORT WDVGA_1K_WIDE[] = {
OW, // stretch scans to 1k
CRTC_ADDRESS_PORT_COLOR,
0x8013,
EOD
};
USHORT WDVGA_RW_BANK[] = {
OW, //unlock SEQ ext. regs for 90c11
SEQ_ADDRESS_PORT,
0x4806,
OB,
SEQ_ADDRESS_PORT, // set 3c4.11 bit #7
0x11,
METAOUT+MASKOUT,
SEQ_DATA_PORT,
0x7f,
0x80,
OB, // enable PR0B register
GRAPH_ADDRESS_PORT, // set 3ce.0b bit #3
0x0b,
METAOUT+MASKOUT,
GRAPH_DATA_PORT,
0xf7,
0x08,
EOD
};
USHORT WDVGA_RW_BANK_1K_WIDE[] = {
OW, // stretch scans to 1k
CRTC_ADDRESS_PORT_COLOR,
0x8013,
OW, //unlock SEQ ext. regs for 90c11
SEQ_ADDRESS_PORT,
0x4806,
OB,
SEQ_ADDRESS_PORT, // set 3c4.11 bit #7
0x11,
METAOUT+MASKOUT,
SEQ_DATA_PORT,
0x7f,
0x80,
OB, // enable PR0B register
GRAPH_ADDRESS_PORT, // set 3ce.0b bit #3
0x0b,
METAOUT+MASKOUT,
GRAPH_DATA_PORT,
0xf7,
0x08,
EOD
};
#endif // !INT10_MODE_SET
#endif
//
// Memory map table -
//
// These memory maps are used to save and restore the physical video buffer.
//
MEMORYMAPS MemoryMaps[] = {
// length start
// ------ -----
{ 0x08000, 0xB0000}, // all mono text modes (7)
{ 0x08000, 0xB8000}, // all color text modes (0, 1, 2, 3,
{ 0x20000, 0xA0000}, // all VGA graphics modes
#ifdef ENABLE_LINEAR_FRAME_BUFFER
{ MEM_FRAME_SIZE, MEM_FRAME}, // our frame buffer
#endif
};
//
// Video mode table - contains information and commands for initializing each
// mode. These entries must correspond with those in VIDEO_MODE_VGA. The first
// entry is commented; the rest follow the same format, but are not so
// heavily commented.
//
VIDEOMODE ModesVGA[] = {
//
// Frame buffer special
//
// ***** IBM_F8515 *****
// Color graphics 640x480x256 60Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 80, 30,
640, 480, 640, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 640x480x256 72Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 80, 30,
640, 480, 640, MEM_FRAME_SIZE, 72, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_72hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x256_72hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 640x480x256 75Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 80, 30,
640, 480, 640, MEM_FRAME_SIZE, 75, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_75hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x256_75hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 800x600x256 60Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 100, 37,
800, 600, 800, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x256_60hz, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 800x600x256 72Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 100, 37,
800, 600, 800, MEM_FRAME_SIZE, 72, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x256_72hz, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 1024x768x256 60Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 128, 48,
1024, 768, 1024, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_1024x768x256_60hz, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 1024x768x256 interlaced 44Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 128, 48,
1024, 768, 1024, MEM_FRAME_SIZE, 44, 1, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_1024x768x256_int, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 640x480x64k 60Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 16, 80, 30,
640, 480, 1280, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x64k_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x64k_60hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 640x480x64k 72Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 16, 80, 30,
640, 480, 1280, MEM_FRAME_SIZE, 72, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x64k_72hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x64k_72hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 640x480x64k 75Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 16, 80, 30,
640, 480, 1280, MEM_FRAME_SIZE, 75, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x64k_75hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x64k_75hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 800x600x64k 56Hz on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 16, 100, 37,
800, 600, 1600, MEM_FRAME_SIZE, 56, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x64k_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x64k_56hz, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
#if 0
//
// Color graphics 1280x480x256 on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 160, 30,
1280, 480, 1280, MEM_FRAME_SIZE, 1, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 640x960x256 on VGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 80, 60,
640, 960, 640, MEM_FRAME_SIZE, 1, 0, NoBanking, MemMap_FRAME,
NoLCD + IBM_F8515,
FALSE,
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_640x480x256_60hz, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
#endif
//
// ***** IBM_F8532 *****
// Color graphics 800x600x256 60Hz on SVGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 100, 37,
800, 600, 800, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
IBM_F8532,
FALSE,
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 800x600x256 72Hz on SVGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 100, 37,
800, 600, 800, MEM_FRAME_SIZE, 72, 0, NoBanking, MemMap_FRAME,
IBM_F8532,
FALSE,
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x256_72hz, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 1024x768x256 60Hz on SVGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 128, 48,
1024, 768, 1024, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
IBM_F8532,
FALSE,
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_1024x768x256_60hz, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 1024x768x256 interlaced 44Hz on SVGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 128, 48,
1024, 768, 1024, MEM_FRAME_SIZE, 44, 1, NoBanking, MemMap_FRAME,
IBM_F8532,
FALSE,
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_1024x768x256_int, // pointer to the command strings for LCD Disable (CRT)
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 800x600x64k 56Hz on SVGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 16, 100, 37,
800, 600, 1600, MEM_FRAME_SIZE, 56, 0, NoBanking, MemMap_FRAME,
IBM_F8532,
FALSE,
WDVGA_800x600x64K_SVGA, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x64K_SVGA, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
#if 0
//
// Color graphics 1600x600x256 on SVGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 200, 37,
1600, 600, 1600, MEM_FRAME_SIZE, 1, 0, NoBanking, MemMap_FRAME,
IBM_F8532,
FALSE,
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 800x1200x256 on SVGA
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 100, 75,
800, 1200, 800, MEM_FRAME_SIZE, 1, 0, NoBanking, MemMap_FRAME,
IBM_F8532,
FALSE,
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Enable (Simultaneous)
WDVGA_800x600x256_SVGA, // pointer to the command strings for LCD Disable (Simultaneous)
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
#endif
//
// ***** TOSHIBA_DSTNC ***** !!Pending!!
// Color graphics 640x480x256 60hz on DSTN
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 80, 30,
640, 480, 640, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
TOSHIBA_DSTNC,
FALSE,
WDVGA_640x480_60STN,
WDVGA_640x480_60STN,
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 640x480x256 72hz on DSTN
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 80, 30,
640, 480, 640, MEM_FRAME_SIZE, 72, 0, NoBanking, MemMap_FRAME,
TOSHIBA_DSTNC,
FALSE,
WDVGA_640x480_72STN,
WDVGA_640x480_72STN,
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 640x480x256 75hz on DSTN
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 80, 30,
640, 480, 640, MEM_FRAME_SIZE, 75, 0, NoBanking, MemMap_FRAME,
TOSHIBA_DSTNC,
FALSE,
WDVGA_640x480_75STN,
WDVGA_640x480_75STN,
LCD_ENABLE + CRT_ENABLE,
LCD_ENABLE + CRT_ENABLE,
},
//
// Color graphics 800x600x256 60Hz on DSTN
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 100, 37,
800, 600, 800, MEM_FRAME_SIZE, 60, 0, NoBanking, MemMap_FRAME,
TOSHIBA_DSTNC,
FALSE,
WDVGA_640x480_60STN,
WDVGA_800x600x256_60hz,
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
},
//
// Color graphics 800x600x256 72Hz on DSTN
//
{ VIDEO_MODE_COLOR+VIDEO_MODE_GRAPHICS, 1, 8, 100, 37,
800, 600, 800, MEM_FRAME_SIZE, 72, 0, NoBanking, MemMap_FRAME,
TOSHIBA_DSTNC,
FALSE,
WDVGA_640x480_60STN,
WDVGA_800x600x256_72hz,
LCD_ENABLE + CRT_ENABLE,
LCD_DISABLE + CRT_ENABLE,
}
};
ULONG NumVideoModes = sizeof(ModesVGA) / sizeof(VIDEOMODE);
#ifdef i386
//
//
// Data used to set the Graphics and Sequence Controllers to put the
// VGA into a planar state at A0000 for 64K, with plane 2 enabled for
// reads and writes, so that a font can be loaded, and to disable that mode.
//
// Settings to enable planar mode with plane 2 enabled.
//
USHORT EnableA000Data[] = {
OWM,
SEQ_ADDRESS_PORT,
1,
0x0100,
OWM,
GRAPH_ADDRESS_PORT,
3,
0x0204, // Read Map = plane 2
0x0005, // Graphics Mode = read mode 0, write mode 0
0x0406, // Graphics Miscellaneous register = A0000 for 64K, not odd/even,
// graphics mode
OWM,
SEQ_ADDRESS_PORT,
3,
0x0402, // Map Mask = write to plane 2 only
0x0404, // Memory Mode = not odd/even, not full memory, graphics mode
0x0300, // end sync reset
EOD
};
//
// Settings to disable the font-loading planar mode.
//
USHORT DisableA000Color[] = {
OWM,
SEQ_ADDRESS_PORT,
1,
0x0100,
OWM,
GRAPH_ADDRESS_PORT,
3,
0x0004, 0x1005, 0x0E06,
OWM,
SEQ_ADDRESS_PORT,
3,
0x0302, 0x0204, 0x0300, // end sync reset
EOD
};
#endif
#if defined(ALLOC_PRAGMA)
#pragma data_seg()
#endif
Reference in New Issue Copy Permalink