129 lines
2.5 KiB
C
129 lines
2.5 KiB
C
/*++
|
||
|
||
|
||
Copyright (c) 1993 Microsoft Corporationn, Digital Equipment Corporation
|
||
|
||
Module Name:
|
||
|
||
pcibus.c
|
||
|
||
Abstract:
|
||
|
||
Platform-specific PCI bus routines
|
||
|
||
Author:
|
||
|
||
Environment:
|
||
|
||
Kernel mode
|
||
|
||
Revision History:
|
||
|
||
|
||
--*/
|
||
|
||
#include "halp.h"
|
||
#include "pci.h"
|
||
#include "pcip.h"
|
||
#include "machdep.h"
|
||
|
||
extern ULONG PCIMaxBus;
|
||
|
||
//
|
||
// Local function prototypes
|
||
//
|
||
|
||
PCI_CONFIGURATION_TYPES
|
||
HalpPCIConfigCycleType (
|
||
IN ULONG BusNumber
|
||
);
|
||
|
||
VOID
|
||
HalpPCIConfigAddr (
|
||
IN ULONG BusNumber,
|
||
IN PCI_SLOT_NUMBER Slot,
|
||
PPCI_CFG_CYCLE_BITS pPciAddr
|
||
);
|
||
|
||
#ifdef AXP_FIRMWARE
|
||
|
||
//
|
||
// Put these functions in the discardable text section.
|
||
//
|
||
|
||
#pragma alloc_text(DISTEXT, HalpPCIConfigCycleType )
|
||
#pragma alloc_text(DISTEXT, HalpPCIConfigAddr )
|
||
|
||
#endif //AXP_FIRMWARE
|
||
|
||
|
||
PCI_CONFIGURATION_TYPES
|
||
HalpPCIConfigCycleType (
|
||
IN PBUS_HANDLER BusHandler
|
||
)
|
||
{
|
||
if (BusHandler->BusNumber == 0) {
|
||
return PciConfigType0;
|
||
} else {
|
||
return PciConfigType1;
|
||
}
|
||
}
|
||
|
||
|
||
VOID
|
||
HalpPCIConfigAddr (
|
||
IN PBUS_HANDLER BusHandler,
|
||
IN PCI_SLOT_NUMBER Slot,
|
||
PPCI_CFG_CYCLE_BITS pPciAddr
|
||
)
|
||
{
|
||
PCI_CONFIGURATION_TYPES ConfigType;
|
||
|
||
ConfigType = HalpPCIConfigCycleType(BusHandler);
|
||
|
||
if (ConfigType == PciConfigType0)
|
||
{
|
||
//
|
||
// Initialize PciAddr for a type 0 configuration cycle
|
||
//
|
||
// Device number is mapped to address bits 11:24, which are wired to IDSEL pins.
|
||
// Note that HalpValidPCISlot has already done bounds checking on DeviceNumber.
|
||
//
|
||
// PciAddr can be intialized for different bus numbers
|
||
// with distinct configuration spaces here.
|
||
//
|
||
|
||
pPciAddr->u.AsULONG = (ULONG) LCA4_PCI_CONFIG_BASE_QVA;
|
||
pPciAddr->u.AsULONG += ( 1 << (Slot.u.bits.DeviceNumber + 11) );
|
||
pPciAddr->u.bits0.FunctionNumber = Slot.u.bits.FunctionNumber;
|
||
pPciAddr->u.bits0.Reserved1 = PciConfigType0;
|
||
|
||
#if DBG
|
||
DbgPrint("Type 0 PCI Config Access @ %x\n", pPciAddr->u.AsULONG);
|
||
#endif // DBG
|
||
|
||
}
|
||
else
|
||
{
|
||
//
|
||
// Initialize PciAddr for a type 1 configuration cycle
|
||
//
|
||
//
|
||
|
||
pPciAddr->u.AsULONG = (ULONG) LCA4_PCI_CONFIG_BASE_QVA;
|
||
pPciAddr->u.bits1.BusNumber = BusHandler->BusNumber;
|
||
pPciAddr->u.bits1.FunctionNumber = Slot.u.bits.FunctionNumber;
|
||
pPciAddr->u.bits1.DeviceNumber = Slot.u.bits.DeviceNumber;
|
||
pPciAddr->u.bits1.Reserved1 = PciConfigType1;
|
||
|
||
#if DBG
|
||
DbgPrint("Type 1 PCI Config Access @ %x\n", pPciAddr->u.AsULONG);
|
||
#endif // DBG
|
||
|
||
}
|
||
|
||
return;
|
||
}
|
||
|
||
|