426 lines
8.7 KiB
C
426 lines
8.7 KiB
C
/*++
|
||
|
||
Copyright (c) 1994 Digital Equipment Corporation
|
||
|
||
Module Name:
|
||
|
||
ebsysint.c
|
||
|
||
Abstract:
|
||
|
||
This module implements the HAL enable/disable system interrupt, and
|
||
request interprocessor interrupt routines for the EB164 system.
|
||
|
||
Author:
|
||
|
||
Joe Notarangelo 20-Jul-1994
|
||
|
||
Environment:
|
||
|
||
Kernel mode
|
||
|
||
Revision History:
|
||
|
||
--*/
|
||
|
||
#include "halp.h"
|
||
#include "eb164.h"
|
||
|
||
|
||
//
|
||
// Function prototype
|
||
//
|
||
|
||
VOID
|
||
HalpDisablePciInterrupt(
|
||
IN ULONG Vector
|
||
);
|
||
|
||
VOID
|
||
HalpEnablePciInterrupt(
|
||
IN ULONG Vector,
|
||
IN KINTERRUPT_MODE InterruptMode
|
||
);
|
||
|
||
|
||
VOID
|
||
HalDisableSystemInterrupt (
|
||
IN ULONG Vector,
|
||
IN KIRQL Irql
|
||
)
|
||
|
||
/*++
|
||
|
||
Routine Description:
|
||
|
||
This routine disables the specified system interrupt.
|
||
|
||
Arguments:
|
||
|
||
Vector - Supplies the vector of the system interrupt that is disabled.
|
||
|
||
Irql - Supplies the IRQL of the interrupting source.
|
||
|
||
Return Value:
|
||
|
||
None.
|
||
|
||
--*/
|
||
|
||
{
|
||
|
||
KIRQL OldIrql;
|
||
|
||
//
|
||
// Raise IRQL to the highest level.
|
||
//
|
||
|
||
KeRaiseIrql(HIGH_LEVEL, &OldIrql);
|
||
|
||
//
|
||
// If the vector number is within the range of the ISA interrupts, then
|
||
// disable the ISA interrrupt.
|
||
//
|
||
|
||
if (Vector >= ISA_VECTORS &&
|
||
Vector < MAXIMUM_ISA_VECTOR &&
|
||
Irql == DEVICE_HIGH_LEVEL) {
|
||
HalpDisableSioInterrupt(Vector);
|
||
}
|
||
|
||
//
|
||
// If the vector number is within the range of the PCI interrupts, then
|
||
// disable the PCI interrrupt.
|
||
//
|
||
|
||
if (Vector >= PCI_VECTORS &&
|
||
Vector < MAXIMUM_PCI_VECTOR &&
|
||
Irql == DEVICE_HIGH_LEVEL) {
|
||
HalpDisablePciInterrupt(Vector);
|
||
}
|
||
|
||
//
|
||
// If the vector is a performance counter vector we will ignore
|
||
// the enable - the performance counters are enabled directly by
|
||
// the wrperfmon callpal. Wrperfmon must be controlled directly
|
||
// by the driver.
|
||
//
|
||
|
||
switch (Vector) {
|
||
|
||
case PC0_VECTOR:
|
||
case PC1_VECTOR:
|
||
case PC2_VECTOR:
|
||
|
||
break;
|
||
|
||
} //end switch Vector
|
||
|
||
//
|
||
// Lower IRQL to the previous level.
|
||
//
|
||
|
||
KeLowerIrql(OldIrql);
|
||
return;
|
||
}
|
||
|
||
|
||
BOOLEAN
|
||
HalEnableSystemInterrupt (
|
||
IN ULONG Vector,
|
||
IN KIRQL Irql,
|
||
IN KINTERRUPT_MODE InterruptMode
|
||
)
|
||
|
||
/*++
|
||
|
||
Routine Description:
|
||
|
||
This routine enables the specified system interrupt.
|
||
|
||
Arguments:
|
||
|
||
Vector - Supplies the vector of the system interrupt that is enabled.
|
||
|
||
Irql - Supplies the IRQL of the interrupting source.
|
||
|
||
InterruptMode - Supplies the mode of the interrupt; LevelSensitive or
|
||
Latched.
|
||
|
||
Return Value:
|
||
|
||
TRUE if the system interrupt was enabled
|
||
|
||
--*/
|
||
|
||
{
|
||
BOOLEAN Enabled = FALSE;
|
||
KIRQL OldIrql;
|
||
|
||
//
|
||
// Raise IRQL to the highest level.
|
||
//
|
||
|
||
KeRaiseIrql(HIGH_LEVEL, &OldIrql);
|
||
|
||
//
|
||
// If the vector number is within the range of the ISA interrupts, then
|
||
// enable the ISA interrrupt and set the Level/Edge register.
|
||
//
|
||
|
||
if (Vector >= ISA_VECTORS &&
|
||
Vector < MAXIMUM_ISA_VECTOR &&
|
||
Irql == DEVICE_HIGH_LEVEL) {
|
||
HalpEnableSioInterrupt( Vector, InterruptMode );
|
||
Enabled = TRUE;
|
||
}
|
||
|
||
//
|
||
// If the vector number is within the range of the PCI interrupts, then
|
||
// enable the PCI interrrupt.
|
||
//
|
||
|
||
if (Vector >= PCI_VECTORS &&
|
||
Vector < MAXIMUM_PCI_VECTOR &&
|
||
Irql == DEVICE_HIGH_LEVEL) {
|
||
HalpEnablePciInterrupt( Vector, InterruptMode );
|
||
Enabled = TRUE;
|
||
}
|
||
|
||
//
|
||
// If the vector is a performance counter vector we will ignore
|
||
// the enable - the performance counters are enabled directly by
|
||
// the wrperfmon callpal. Wrperfmon must be controlled directly
|
||
// by the driver.
|
||
//
|
||
|
||
switch (Vector) {
|
||
|
||
case PC0_VECTOR:
|
||
case PC1_VECTOR:
|
||
case PC2_VECTOR:
|
||
|
||
Enabled = TRUE;
|
||
break;
|
||
|
||
} //end switch Vector
|
||
|
||
//
|
||
// Lower IRQL to the previous level.
|
||
//
|
||
|
||
KeLowerIrql(OldIrql);
|
||
return Enabled;
|
||
|
||
}
|
||
|
||
|
||
ULONG
|
||
HalpGetSystemInterruptVector(
|
||
IN PBUS_HANDLER BusHandler,
|
||
IN PBUS_HANDLER RootHandler,
|
||
IN ULONG BusInterruptLevel,
|
||
IN ULONG BusInterruptVector,
|
||
OUT PKIRQL Irql,
|
||
OUT PKAFFINITY Affinity
|
||
)
|
||
|
||
/*++
|
||
|
||
Routine Description:
|
||
|
||
This function returns the system interrupt vector and IRQL level
|
||
corresponding to the specified bus interrupt level and/or vector. The
|
||
system interrupt vector and IRQL are suitable for use in a subsequent
|
||
call to KeInitializeInterrupt.
|
||
|
||
We only use InterfaceType and BusInterruptLevel. BusInterruptVector
|
||
for EISA and ISA are the same as the InterruptLevel, so ignore.
|
||
|
||
Arguments:
|
||
|
||
BusHandler - Registered BUSHANDLER for the target configuration space
|
||
|
||
RootHandler - Registered BUSHANDLER for the orginating HalGetBusData
|
||
request.
|
||
|
||
BusInterruptLevel - Supplies the bus-specific interrupt level.
|
||
|
||
BusInterruptVector - Supplies the bus-specific interrupt vector.
|
||
|
||
Irql - Returns the system request priority.
|
||
|
||
Affinity - Returns the affinity for the requested vector
|
||
|
||
Return Value:
|
||
|
||
Returns the system interrupt vector corresponding to the specified device.
|
||
|
||
--*/
|
||
|
||
{
|
||
INTERFACE_TYPE InterfaceType = BusHandler->InterfaceType;
|
||
ULONG BusNumber = BusHandler->BusNumber;
|
||
|
||
ULONG Vector;
|
||
|
||
*Affinity = 1;
|
||
|
||
switch (InterfaceType) {
|
||
|
||
case ProcessorInternal:
|
||
|
||
//
|
||
// Handle the internal defined for the processor itself
|
||
// and used to control the performance counters in the 21064.
|
||
//
|
||
|
||
if( (Vector = HalpGet21164PerformanceVector( BusInterruptLevel,
|
||
Irql)) != 0 ){
|
||
|
||
//
|
||
// Performance counter was successfully recognized.
|
||
//
|
||
|
||
*Affinity = HalpActiveProcessors;
|
||
return Vector;
|
||
|
||
} else {
|
||
|
||
//
|
||
// Unrecognized processor interrupt.
|
||
//
|
||
|
||
*Irql = 0;
|
||
*Affinity = 0;
|
||
return 0;
|
||
|
||
} //end if Vector
|
||
|
||
break;
|
||
|
||
case Internal:
|
||
|
||
//
|
||
// This bus type is for things connected to the processor
|
||
// in some way other than a standard bus, e.g., (E)ISA, PCI.
|
||
// Since devices on this "bus," apart from the special case of
|
||
// the processor, above, interrupt via the 82c59 cascade in the
|
||
// ESC, we assign vectors based on (E)ISA_VECTORS - see below.
|
||
// Firmware must agree on these vectors, as it puts them in
|
||
// the CDS.
|
||
//
|
||
|
||
*Irql = DEVICE_HIGH_LEVEL;
|
||
|
||
return(BusInterruptLevel + ISA_VECTORS);
|
||
break;
|
||
|
||
case Isa:
|
||
|
||
//
|
||
// Assumes all ISA devices coming in on same processor pin
|
||
//
|
||
|
||
*Irql = DEVICE_HIGH_LEVEL;
|
||
|
||
//
|
||
// The vector is equal to the specified bus level plus ISA_VECTORS.
|
||
// N.B.: this encoding technique uses the notion of defining a
|
||
// base interrupt vector in the space defined by the constant,
|
||
// ISA_VECTORS, which may or may not differ from EISA_VECTORS or
|
||
// PCI_VECTORS.
|
||
//
|
||
|
||
return(BusInterruptLevel + ISA_VECTORS);
|
||
break;
|
||
|
||
|
||
case Eisa:
|
||
|
||
//
|
||
// Assumes all EISA devices coming in on same processor pin
|
||
//
|
||
|
||
*Irql = DEVICE_HIGH_LEVEL;
|
||
|
||
//
|
||
// The vector is equal to the specified bus level plus the EISA_VECTOR.
|
||
//
|
||
|
||
return(BusInterruptLevel + EISA_VECTORS);
|
||
break;
|
||
|
||
case PCIBus:
|
||
|
||
//
|
||
// Assumes all PCI devices coming in on same processor pin
|
||
//
|
||
|
||
*Irql = DEVICE_HIGH_LEVEL;
|
||
|
||
//
|
||
// The vector is equal to the specified bus level plus the PCI_VECTOR
|
||
//
|
||
// N.B. The BusInterruptLevel is one-based while the vectors
|
||
// themselves are zero-based. The BusInterruptLevel must be
|
||
// one-based because if scsiport sees a zero vector then it
|
||
// will believe the interrupt is not connected. So in PCI
|
||
// configuration we have made the interrupt vector correspond
|
||
// to the slot and interrupt pin.
|
||
//
|
||
|
||
return( (BusInterruptLevel - 1) + PCI_VECTORS);
|
||
|
||
break;
|
||
|
||
default:
|
||
|
||
//
|
||
// Not an interface supported on EB164 systems.
|
||
//
|
||
|
||
#if defined(HALDBG)
|
||
|
||
DbgPrint("EBSYSINT: InterfaceType (%x) not supported on EB164\n",
|
||
InterfaceType);
|
||
|
||
#endif
|
||
|
||
*Irql = 0;
|
||
*Affinity = 0;
|
||
return(0);
|
||
break;
|
||
|
||
} //end switch(InterfaceType)
|
||
|
||
}
|
||
|
||
|
||
VOID
|
||
HalRequestIpi (
|
||
IN ULONG Mask
|
||
)
|
||
/*++
|
||
|
||
Routine Description:
|
||
|
||
This routine requests an interprocessor interrupt on a set of processors.
|
||
This routine performs no function on an EB164 because it is a
|
||
uni-processor system.
|
||
|
||
Arguments:
|
||
|
||
Mask - Supplies the set of processors that are sent an interprocessor
|
||
interrupt.
|
||
|
||
Return Value:
|
||
|
||
None.
|
||
|
||
--*/
|
||
|
||
{
|
||
return;
|
||
}
|