haoyuhuang 2d1dd5bce7 Support computing miss ratio curves using sim_cache. (#5449) ... Summary: This PR adds a BlockCacheTraceSimulator that reports the miss ratios given different cache configurations. A cache configuration contains "cache_name,num_shard_bits,cache_capacities". For example, "lru, 1, 1K, 2K, 4M, 4G". When we replay the trace, we also perform lookups and inserts on the simulated caches. In the end, it reports the miss ratio for each tuple <cache_name, num_shard_bits, cache_capacity> in a output file. This PR also adds a main source block_cache_trace_analyzer so that we can run the analyzer in command line. Pull Request resolved: https://github.com/facebook/rocksdb/pull/5449 Test Plan: Added tests for block_cache_trace_analyzer. COMPILE_WITH_ASAN=1 make check -j32. Differential Revision: D15797073 Pulled By: HaoyuHuang fbshipit-source-id: aef0c5c2e7938f3e8b6a10d4a6a50e6928ecf408		2019-06-17 16:41:12 -07:00
..
sim_cache_test.cc	Per-thread unique test db names (#4135)	2018-07-13 17:27:39 -07:00
sim_cache.cc	Support computing miss ratio curves using sim_cache. (#5449)	2019-06-17 16:41:12 -07:00